// brazil's largest microelectronics blog

From RTL to silicon, explained without the mystery.

Hands-on tutorials on the digital design flow, file formats, PDKs and EDA tools for anyone who wants to learn how to design chips.

articles
3
categories
2
language
en
SRAM_0PLL
RTL→Simulation→Synthesis→STA→Floorplan→Place & Route→Physical verification→Tapeout

Featured

Latest articles

see all →
Files14 min

Liberty File

The Liberty Timing file (Lib) contains detailed information on the timing and power consumption of the logic cells (std cells) of a cell library for…

Files8 min

Library Exchange Format (LEF) File

The Library Exchange Format (LEF) is an abstract representation of the layout written in ASCII, so it can be read in any text editor. A .lef file…